mirror of
https://github.com/coolsnowwolf/lede.git
synced 2025-05-01 13:19:47 +08:00
61 lines
1.6 KiB
Diff
61 lines
1.6 KiB
Diff
This adds the otp node to the rk3576 soc devicetree including the
|
|
individual fields we know about.
|
|
|
|
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
|
|
---
|
|
arch/arm64/boot/dts/rockchip/rk3576.dtsi | 39 ++++++++++++++++++++++++
|
|
1 file changed, 39 insertions(+)
|
|
|
|
diff --git a/arch/arm64/boot/dts/rockchip/rk3576.dtsi b/arch/arm64/boot/dts/rockchip/rk3576.dtsi
|
|
index 436232ffe4d1..c70c9dcfad82 100644
|
|
--- a/arch/arm64/boot/dts/rockchip/rk3576.dtsi
|
|
+++ b/arch/arm64/boot/dts/rockchip/rk3576.dtsi
|
|
@@ -1149,6 +1149,45 @@ sdhci: mmc@2a330000 {
|
|
status = "disabled";
|
|
};
|
|
|
|
+ otp: otp@2a580000 {
|
|
+ compatible = "rockchip,rk3576-otp";
|
|
+ reg = <0x0 0x2a580000 0x0 0x400>;
|
|
+ #address-cells = <1>;
|
|
+ #size-cells = <1>;
|
|
+ clocks = <&cru CLK_OTPC_NS>, <&cru PCLK_OTPC_NS>,
|
|
+ <&cru CLK_OTP_PHY_G>;
|
|
+ clock-names = "otp", "apb_pclk", "phy";
|
|
+ resets = <&cru SRST_OTPC_NS>, <&cru SRST_P_OTPC_NS>;
|
|
+ reset-names = "otp", "apb";
|
|
+
|
|
+ /* Data cells */
|
|
+ cpu_code: cpu-code@2 {
|
|
+ reg = <0x02 0x2>;
|
|
+ };
|
|
+ otp_cpu_version: cpu-version@5 {
|
|
+ reg = <0x05 0x1>;
|
|
+ bits = <3 3>;
|
|
+ };
|
|
+ otp_id: id@a {
|
|
+ reg = <0x0a 0x10>;
|
|
+ };
|
|
+ cpub_leakage: cpub-leakage@1e {
|
|
+ reg = <0x1e 0x1>;
|
|
+ };
|
|
+ cpul_leakage: cpul-leakage@1f {
|
|
+ reg = <0x1f 0x1>;
|
|
+ };
|
|
+ npu_leakage: npu-leakage@20 {
|
|
+ reg = <0x20 0x1>;
|
|
+ };
|
|
+ gpu_leakage: gpu-leakage@21 {
|
|
+ reg = <0x21 0x1>;
|
|
+ };
|
|
+ log_leakage: log-leakage@22 {
|
|
+ reg = <0x22 0x1>;
|
|
+ };
|
|
+ };
|
|
+
|
|
gic: interrupt-controller@2a701000 {
|
|
compatible = "arm,gic-400";
|
|
reg = <0x0 0x2a701000 0 0x10000>,
|
|
--
|
|
2.45.2
|